This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

((5) 日本区共共市() P)

m公開特許公報 (A)

(1))甲异苯基亚酚 6 号

特開平8-125066

(())公帐日 年成2年 (1996) SA17日

(ST) far Cl. *

互制配号 作用复度器号

FI

以长长东西所

X015 33/13

11/11

4 6921-4E

HOIL 13/12

審査禁禁 未禁禁 非常項の以4 FD (全7至)

(11)出迎后号

MM#6-284536

(11) 比重日

平成6年(1994)10月26日

(71)出版人 000002897

大日本的製品式会社

医双截矫理区市省加京町一丁目1 第 1 号

门门孔明者 八木 岩

京京包新度区市岩区复订一丁目 1 号 1 号

大日本印刷体式主让内

(72)兒明年 森田 连基

京京在新春区市省加兴町一丁日1番1号


大日本印制的女会社内


(74)代單人 弁理士 小哲 炸头

(54) 【見明の名称】指揮制止型半年年以底とそれに用いられるリードフレーム。及び指揮対止型半年年以前の製造方法

(\$7) (夏約)

(目的) 芝なる智慧対止型半端体表症の本条核化、本級総化が求められている中、半端体療型パッケージサイズにおけるチップの占有をモ上げ、半線体療器の小型化に対応させ、共同に従来のTSOP等の小型パッケージに翻載であった芝なる多ピン化を実装した智慧が止型半額体療器を提供する。





【はだけぶらん匠】

。 (按求集1) - 半点化生子の右子のの正に、二点化生子 の電子と電気的に結構するための内を双子針と、半点は 女子の双子町の正へ正文してた肌へと向くた気包持への 住民のための外部電子部と、飛起内部電子製とおは電子 越とを連絡する状況リード応とを一体としたリード記を 在名の、絶縁は早初度を介して、比なして以けており、 ・且つ、回路基底等への大名のための半田からなる方面会 極を利記は飲めをリードのが記憶子郎に延耳させ、少な くとも約記を田からなられまを使の一度は単数配より外。10、外区は子紅面に半田からなられば急降を付款でう工作。 銀に毎出させて思けていることを料定とてる世界月止急 半遍体 2 团。

【建木原2】 ・ は本度)において、 半歳弁束子の以子は 単級 体 足子 の 減 子 底 の 一 丸 の 辺 の 耳 中 心 似 算 上 に そって 配置されており、リードがはななのは子を成むように対 内し向記一対の辺にないなけられていることを特定とす 多世界对止型甲诺环岛区。

【経球項3】 本名はまそのロチと言葉的にひ易するた めの内部以子部と、かぶ区別と世尺するための方針双子 部と、前足内型電子節と力量電子節と毛達なする作品リー16 一ド邸とを一体とし、以力群は子配を、住民リード型を 介して、リードフレーム医から区交する一方向側に交出 をせ、対向し先は部内士で選び都を介しては成する一対 り内部電子包を改せたけており、点つ、各方包電子製の 小餅で、 は吹り一ド郎と連ねし、一件として全年を森林 『る外轮感を設けていることをMむとするリードフレー

【森水塩4】 単選体気子の菓子釟の面に、単選体象子 1 稿子と考点的に基緒するための内を統子群と、本語体 子の超子側の面へ直交してお易へと向くお配匠無への 20 親のための外部以下部と、非足内部は子製と力部量子 とモ塩芯するほぼリード郎とモー年とした双型のリー 鮮とも、始縁性単状度も介して、固律して及けてお . 旦つ。回路基ゼ年への異長のための半田からなられ 発掘を収記技数のもリードの外部以子部に連絡をせ、 なくとも母記半田からなる外部包括の一貫は智慧部よ 外部に高出させて及けている岩原対止型半端体系表の **を方差であって、少なくとも、 (人) エッチングロエ** て、中等体徴子の電子とち気的にお見するための内部 予部と、外部回答と推奨するための外部成子部と、収 () 7部親子部と外部は午前とも連邦する技術リード的と 一体とし、双外部に子似も、な反り一ドのモカして、 - ドフレーム菌からは欠する一方の肌に戻出させ、オ - 先級部両士で連絡住モ介しては反する一爿の内部及 5 毛枝紅髭けており、且つ、それ草油子低の丸供で、 こソード群と連絡し、一年として全年モダかするカカ 及けているリードフレームモル似する工法。(8) 1リードフレームの外観な子部例でない節(書紙)に : 特を設け、打ちはき金型により、対応する内閣電子

けられた地界化でも用をはず、サートフレームの作を選 かれた気分が平台はまデの第三部にくろようにして、 丸 延度単れを介して、リートフレーム文件をFBは菓子へ 万以丁ろ工世。 (C) リードフレームのおねRE含し不 星の配分を打ちばさき勿によりの飲料品でも工程。 (D) 年級作品子の電子部と、切断されて、その作品学

へ信引された内包は子郎の先は此ともワイナポンディン グしたほに、 解釋によりた医院子似底のみそれ間に食出 ラサマタはを封止する工程。 (E) おおおおにな出した とも含むことを中国とする年度対比数半点は3位のなる 万亿.

(見明の打線な反映)

100011

【蔵賞上の利用分針】本見明は、半点なま子を存むする 御舞針正型の中点は衣食(ブラステックパッケージ)に 終し、丼に、実は正成を由上させ、点つ、多ピン化にガ 応でもう半温度装置とその製造方法に成てる。

100021

【従来のは名】近年、平謀兵を定は、不為後化、小型化 住所の進歩と電子推奨の基性軟化と程度是小化の傾向 (角圧) から、LSIのASICに代与されるように、 ま丁里丁高泉は化、高麗姓化になってきている。これに はい、リードフレームを無いた対止型の中華はまなブラ ステックパッケージにおいても、その無兄のトレンド M. SOJ (Small Outline)—Lead ed Package) PQFP (Quad Flat P.さく bist e) のような世間実装型のパッケージモ 程で、TSOP (Tin Small Outline Package) の以兄による司奴化モ王はとしたパ ッケージの小変化へ、さらにはパッケージ内界の3次元 化によるテップを約33年由上を目的としたLOC(Le ■d On Chip) の鉄道へと建成してeた。しか し、御覧対止型単端体制度パッケージには、黒魚技化。 本自員化ととした。更に一層のタビン化、有型化、小型 化が求めらており、上記世典のパッケージにおいてもテ ップ外属部分のリードの引き回しがあるため、パッテー ジの小型化に維界が見えてきた。また。TSOPBの小 型パッケージにおいては、リードの引き回し、ピンピッ ゲからダビン化に対しても取れが見えてきた。

【発明が解決しようとする異数】上記のように、異なる 複数針正型半級体質数の高無は化、存储能化が求められ ており、新年対比型年級は営業パッケージの一層の多と ン化、麻製化、小製化が求められている。本見明は、こ のような状況のもと、年端存立量パッケージサイズにお けるテップの占有本を上げ、中温は草皮の小型化に対応 させ、国共高級への大量高度を反似できる。から、国共 基底への実施を広を向上させることができる無容別业型 士を接続する道站部とは正規部に対応する反義に立っは、今後作業区を投票しようとするものである。また、内性

に収息のTSOP版の小型パッケージに個別であった更なる多ピン化を実現しようとするものである。

[0004]

【ほ話を解放するための年段】本発明の複雑対止要する 体以昼に、年頃は京子の世子劇の節に、年度は京子の誰 子と写気的に延抜するための内部電子部と、半級体展子 の双子割の面へ正交して外部へと同く外部色質への提供 のための外配後子似と、前記内部総子部と外部総子部と モ運殺する技成リード似とを一体とした社会のリード部 とで、絶跡は草材産を介して、霧撃して立けており、且 つ。但彗基は与への女女のためのキ田からなるか女名氏 そ前足な女の古リードの力器は子部に正確させ、少なく とも氏記年田からなる外質を包の一部は製料をより外部 に盆出をせて立けていることを負担とするものである。 内。上記において、内容電子器と力器電子器とモー株と した江田のリード部の紀列を中枢はネ子の電子側面上に 二次元的に配列し、九郎之住町モキ田ボールにて形成す SCEELDBOA (Ball Grid Arts y) タイプの推辞針比型半端4基準とすることもでき **3.**

【0005】そして、上記において、本篇体象子の電子 は半級体表子の親子節の一対の辺の時中心包装上にそっ て記録されており、リード似は意象の紹子を決むように 対向し前記一対の辺に沿い立けられていることを共復と するものである。また、ま党時のリードフレームは、誠 韓針止収率級件以世界のリードフレームであって、 半席 体展子の電子と電気的に発展するための内部電子群と、 外部国背と住民するための外部電子型と、約22内型電子 部と外部は予部とモ連は下るは取り一ド群とモー体と し、以お蘇珠子男モ、は紋リード部を介して、リードフ 30 レーム菌から甚交する一方向側に突出させ、対向し気流 部両士で連絡部を介して世紀する一対の内部位于原を江 敵政けており、直つ、6万岁電子部の方名で、往戻リー ド部と遅起し、一体として全体を保持する方の部を設け ていることを共産とするものである。角、上足リードフ レームにおいて、内部電子製と力部電子製とそれを基础 するほぼリード部とモー体とした見みそ花虫リードフレ 一ム部に二次元的に配列するしておぼすることにより8 GA (Ball Grid Array) 9470ER 対止型単端体な意味のリードフレームとすることもでき (4)

足も色からならればで低の一根は変症はようではいねと させて低けている制度力止急を展れ来業の料え方はです って、少なくとも、(A)エッチング加工にて、年度は ま子の本子と名気的にははてるための内部電子部と、 ち 部伍舞と推撲するための外配権子邸と、 和足内部数子部 と外肌は子供とを選択する方式リード品とを一年とし、 なお鮮森子郎で、草茂リードはモ介して、 リードフレー ム郡から正文する一万円的に兵出させ、 万円 し元 京都県 主て番目暮そかしてはまてる一月の内屋双子 釘を皮を立 けており、且つ、もれまぷ子社のお約で、 はポリート 紅 と連絡し、一体として全身も保持する力に成を忘りてい ろりードフレームモガミでる工能。(B) 貯足リードフ レームの外部は子芸剣でない節(新聞) に 地景 ∤ を 投 け、打ちはを金型により、対向する内閣維子配偶士を放 数する連絡部とは連絡部に対応する位配に設けられた地 一角と七月ちほぞ、リードフレームの打ちほかれた 配分 が申請は菓子の菓子葉にくるようにして、お兄は着 杉モ 介して、リードフレーム全年も年齢はま子へ原数でる工 権。(C)リードフレームの外や部を含む不製の部分を 打ち区を全型により切断的三丁も工程。 (D) 半級体景 子の電子似と、切断されて、キョルボテへな歌された内 紅曜子似の先は飲ともワイヤボンディングしたほに、 何 雄に上り外部は子部部のみそ外部に向比させて全体を封 止する工程。(E) 数記外界に倉出した外部 株子 配施に 平田からなる外部電気を作型する工程。 とそさ ひことそ 特殊と下ろものである。

[0007]

【作用】本尺明の推算好止変半導件基度は、上記のよう な状成にすることにより、半年は状度パッケージサイズ におけるテップのさずまも上げ、中華女皇屋の小型化に 対応できるものとしている。即ち、半年弁以底の田井基 底への実象を接を延載し、田昌基製への実験を放 の例上 を可能としている。なしくは、内閣総子部、外閣総子部 とモー体とした注意のリード首を中華在菓子屋に 始 ... 接 らいコマガレで目定し、似記が課題子部に平田からなる 外部電腦部を避難させていることより、なほの小型化を 雑成している。そして、上記4日からなる外鮮電極部 を、卓容体を子面には平行なるで二次元的に配列するこ とにより、甲基体整定の多ピン化を可能としている。本 日からなる力量を延載をキ田ボールとし、二次元的には ガロ電響を配押した場合にはBCAタイプとなり、中 後年意義の多ピン化にも対応できる。また、上記におい で、申請体系子の菓子が申请体表子の菓子紙の一分の辺 の時中心部員上にそって記憶され、リード部に被倒の城 子を美ひように対向しれた一分の辺に沿い立けられてお り、展集な禁止とし、意思せに狙した鉄道としている。 本党勢のリードフレームは、上見のような状成にするこ とにより、上記状なり止型半年を放在の影響も可能とす るものであるが、過ぎのリードフレームと異なのエッチ

とがてもら、本見経の世様に止なするは名はの間を方法 は、上記リードフレームを思いて、リートフレームの力 量以子配のでない面(五面)に見及りを置け、打ちはま 重要により、刀向する内部は千起向士を提及する選及器 とは連易的に対応する位置に立けられた地質はとそれち はき、リードフレームの打ちはかれた部分が半線体調子 の菓子郎にくるようにして、前記信奉はモガして、リー ドフレーム全体モギ軍体ステへななし、リードフレーム の外で肌を含む不多の足分を打ちはきた型によりの形体 みも多な半点に久正上に万七した。七兄以の、半点仏裏 屋の小型化が可能な、且つ、多ピン化が可能な新聞料止 型半導化芸匠の作賞を可取としている。

100081

【実施例】本見朝の屋取到止型丰富は草屋の実施例を以 下、回にそって取明する。日1 (4) はままを外帯なけ 止型牛薬体状態の断菌の試証になった。 120 ~(12)は質量 の章後度である。国1中、100は無対対止意本温は集 度、101は中型は単子、102はリード点、102A 位内部双子型。1028以外式度子型。102C以及数 10 リード部、101人に双子郎(パッド部)、103ほつ イナ、104は絶縁は常材、10%は密度度、106は 半田(ベースト) からなるのなな低である。 本実友外閣 質対止型半端体盤症は、ほどするリードフレームモ用い たもので、内部竣子部102人、外部竣子部1028モ 一体としたし干型のリードを102そ多数年30年32年37日 0.3 上に始身性間対1.0 くを介して序載し、直つ、方部 粒子割1028先にキ田からなるが**点を低を形容割**10 5より丸似へ突出させて設けた。パッケージを住が料率 選体を長の面接に指摘する配路対比型手架体基金であ り。回路高低へ広戦される点には、半田(ベースト)を 度解、国化して、外部電子第1028かの配便符と電気 的比较级之九名。本文范内积仅以止至中央并显定以,因 1 (b) に示すように、平田の末子101の双子髷 (A ッド部)101Aは牛星は黒干の中心はLはそろれ向し て2回づつ。中心はしになって記念されており、リード 第1026、内部級子部102人が幻覚電子部(パッド 益)に行った位置に半部体表子(0)の節の方例に中心 **电电放み対向するように配載をれている。力量を予制)** 0 2 B は内部電子数1 0 2 A からは戻り一ド部1 0 2 C を介して離れて位位し、ほぼ年本体象子の創帯までに誰 った位置で半端化工学面に位欠する方向に、 庁杖リード 1020がし本に乗がり、対象は予禁1028ほその先 **まに位置し、半年年ま子の缶に平万ル岳方向で一次元的** 3紀列をしている。かち、中心はしも飲み2月の方針最 ⁵日102日の足列をおけている。さして、もの以以子 『に連絡させ、年田(ペースト)からなるガゴ尼岳10 ・毛朝政略105よりがおにお出させて及けている。 1、絶縁原理材104としては、100gm年のポリイ F属の熱可塑性移型取出M 1 2 2 C (日立化成份反应 10

と素) も悪いたが、心には、シリコン変成ポリイミドリ TA)7)5(住家ペークライトは気金は)や熱理化会 万年尼州CS2CO(巴州公民民民会社口型) 车がが建 げられる。上花実施のでは、 平田ペーストからなるれば さばであるが、 この気分は半色ボールに代えてしまい。 周、本実施的報復別业数率減化な数は、上記のように、 パッケージをなが以平る作品産の症性に独立する。心臓 的に小型化されたパッケージであるが、かろカロについ ても、味)、0mm歩以下にすることができ、R忽も向 去することにより、内部は子と方式双子を一片としたは、ID Mにほれてきるものである。本来場所においては力がな 医試を、平品保護子の双子数(パッド質)に扱い2別に 紀月したが、中温体象子の電子の位在モニ次元的に配信 し、内部県子郎と力部場子親との一体となった知みを放 台、早福井皇午の 母子 医制に二次元的に配押して店 献す ることにより、中國は至子の、一種の多ピン化に十分対 ETES.

【0009】 次いで、ま見気のリードフレームの玄奘病 を思げ、名にもとづいて広帆する。 本共名外リードフレ 一ムは、上記実施鉄半線件名在に乗りられたものであ る。2011 東東外リードフレームの平底Bも京すもの で、目2中、200はリードフレーム、201は六年章 子鄉。202ほ外部第千郎、203はほぼリード部、2 0.4は至4年、2.0.5 ほがたまである。リードフレーム は428全(Ni42%のFc8金)からなり、リード フレームのなさは、内部電子部のある程内部で 0.05 mm。外質維子部のある厚皮質で O. 2mmである。内 部総子部の対向する先端部第士を連続する連結部205 も深肉(0、05mm厚)に形成されており、使薬する 本部件状況をか製する無の打ちはき金型にて打ちはきし まい製造となっている。本実元的では外部位子供202 は九伏であるが、これに確定はされない。また、リード フレームタ材として4.2 含まを思いたがこれに発定され ない。以来をまても良い。

[0010] 次に、上記玄奘典リードブレームの製造方 在を聞を思いて然まに放明する。 御4は本会長的リード フレームを製造した工程を示したものである。えず、4 2台東 (N 1 4 2 %のデモ台北) からなる。 # 2 0 . 2 mmのリードフレーム京賞300を印度し、仮の尚敬を 飲食年を行いえての片処理した(日文(a)) 杖、リー (9) ドフレールをほう00の概要に承先代のレジスト301 モ皇城し、収益した。(即3(6))。 太いで、リードフレーム ま は 3 0 0 の 無圧から係定のパ ナーン紅を用いてレジスト の所定の終分 のみに昇光を行 った後、秋日乾草し、レジストパナーン301人をお成

LR. (03 (c)) 典レジストとでしば東京応化を収金社会のネガ製症状レ ジスト(PMERレジスト)も世界した。 次いで、レジ ストパターン301人を創御組は単として、57~C. 4.8ボーメの女化学二級水均量にて、リードフレーム会 料300の無能からスプレイエッチングして、力力をは

の本正区が聞るに示されるリードフレームもはなした (R3 (c)), E2 (b) OU. E2OA)-A2E おける似正区である。このは、レジストモ水皿したほ。 氏序処理を記したは、 原定の区所 (内部は子針分を含む 弾威) のみに食メッキ処理を行った。 (B3 (e)) 出、上記リードフレームの旨造工技においては、図で (b) に示すように、なた部と意た都も形成するため。 **丸配前下形成面倒からのエッチング (度日) を多く行** い、反対反似からは少なのにエッチング (女社) モ行っ た。また、セメッキに代え、様メッキやパラジウムメッ 10 裏の平田が得られれば良い。 キでも良い。上記のリードフレームの包込方在は、1ヶ の半導体気圧を作裂するために必要なリードフレーム! グの製造方法であるが、 選不は主意性の表から、リード フレール単はモエッテング加工するは、即2にポナリー ドフレームを従業者節付けした状態で作製し、上足の工 姓を行う。この場合は、図2に示すれた賞205の一郎 に連絡する枠科(配売していない)モリードフレームの 方例に設けて延付け状態とする。

【0011】次に、上記のようにして作者されたリード フレームを思いた。本見明の推荐対止型半温体系度の製 10 適方はの実施例を留にそって放射する。 包ょは、まま施 劉根廷対止型中華は学堂の製造工程を示すものである。 聞きに糸すようにして作句をれたリードフレーム400 の外部電子部402形式器(点面)と対向する裏面に、 ポリイミド系無限化型の地址は単科(チープ)401 (日立化成株式会社型、HM122C) モ、400° C. 6 Kg/m' で1. 0 か充圧者して貼りつけた (図 4(a))。この状態の平衡国を図5に示す。この後月 ちはき企型405A、4058にて(四4(b))、3(-南する内部属子祭の先は祭を選結する選及3403と、 その部分の絶替法律は(テープ)401とそれちばい た。 (図4 (c))

大いで、おわりちほどおよび圧を用を到406人、40 6 日モ県い、外や部404モさむ不賀の記分モ切り起て (即4(d))と四年に、絶縁は早以404七介して平 終終展子407上にリード第403の急圧をを行った。 (#4 (e))

尚。この間4(d)に尽す。ほ父リードと基格してリー ドフレーム全体を支えているのだち204を含む不量の 部分を切り難しは、智力対正した後に行っても良い。こ (8 の場合には、送水の半度リードフレームを尽いたQFP パッケージ等のようにダムバー (包示していない) モゴ けると思い。リードは410モキ品は菓子411へ反似 した後、ワイヤーチしょにより、中央は菓子の菓子(パ プド) 411人とリード第410のMIRF410人と を電気的には対した。(84(1)) その後、原定の金型を果い、エポキシネの資源415で リード第410のガダは子ダ4108のみそ点出させ

で、全井を封止した。(田4(g))

ここでは、耳周のを型(日示していない)を思いたが、

死之の面(外部電子系)もなしが在月止てまれば、シア しも必要としない。ないで、真出されている方式 以子郎410日上に午田ペーストモスクリーン印刷によ り生布し、半田(ペースト)からなうの代号版616モ 作品し、本見頃の監察力入止型半点体状度を作製した。 (B) ((h))

鬲、丰田からなる方郎を様々16の作者は、スクリーン 印制に確定されるものではなく、リフローまたはポッテ イングギでも、色質器など半温は名字との形式にど葉な

(00121

【発明の効果】 本見朝は、上足のように、 更なる前段別 止型申請は芸蔵の富集性化、常典総化が求められる状況 のもと、中選弁会量パッケージサイズにおけるテップの 古有忠モ上げ。 半級弁禁制の小型化に対応させ、 国共基 低への実在面存を症状できる。かち、回答基板への実法 正広を向上させることができる温な器度の異似を可能と したものであり、保料に従来のTSOP年の小型パッケ ージに個具であった更なるまピン化も実現した製作料止 型半課件以前の提供を可能としたものである。

【四面の京年な政策】

【図1】 実施例の複数別人変単級作品値の概略が面回及 び無難無以数

【日2】 大気気のリードフレームの平面田

【図3】 共気外のリードフレームの製造工芸部

【翻4】大抵列の解除対止型キ媒体拡展の製造工管団

【印5】 実験例のリードフレームに絶益性単裕を辿りつ けた状態の平面図

【符号の説明】

	1 11 -1 -1 PK 917	•
30	100	新四封止型牛薯体配置
	101	. 华延传展子
	1014	総子部 (パッド部)
	102	リード部
	1 0 2 A	- 内型架子器
	1 0 2 B	外部电子部
	102C	技能リード部
	103	744
	1.04	地址预考料
	105	. MAR
10	106	半田(ベースト) からなるガ
	写报	
	200	ソードフレーム
	2 0 1	内容是干部
	2 0 2	力 節電子 部
	2 0 3	ひ戻りード章
	204	20 0
	2 0,2	nes
	3 0 0	リードフレームまな
	301	レジスト


ĸ

RM # 8 - 1 2 5 0 6 6

J 0 J A	内部消子区		10
3 0 3 B	乔凯森子说	40\$A. 405E	NSULLE
3 0 4	温り重	406A. 406B	SENSUES LUCERES
3 0 5	まメッキ化	4 1 0	ソードは
306	7. P. II	4 1 0 A	内部苯子兹
400	リードフレーム	4 1 0 B	力 配放子配
401	地段性を料(テープ)	4 1 0 C	投稿リード部
4 0 2	お武術子郎	4 1 1	半进作业子
4 0 3	医口肌	4 1 1 A	クイヤー
		4 1 5	ex ta

(@1)


1021



.

• • •

- ;



Japanese Patent Laid-Open Publication No. Heisei 8-125066

[TITLE OF THE INVENTION]

Resin Encapsulated Semiconductor Device, Lead Frame

5 Used Therein, and Fabrication Method for the Resin
Encapsulated Semiconductor Device

[CLAIMS]

15

20

- A resin encapsulated semiconductor device
 comprising:
 - a semiconductor chip;
 - a plurality of leads fixedly attached to a terminalend surface of the semiconductor chip by an insulating
 adhesive interposed between the semiconductor chip and the
 leads, each of the leads including integral portions, that
 is, an inner terminal portion adapted to be electrically
 connected to an associated one of terminals of the
 semiconductor chip, an outer terminal portion extending
 outwardly in a direction orthogonal to the terminal-end
 surface of the semiconductor chip and adapted to be
 connected to an external circuit, and a connecting lead
 portion adapted to connect the inner and outer terminal
 portions to each other; and
- outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of

solder to allow the semiconductor device to be mounted on a circuit board, at least a part of th outer leads being externally exposed from a resin encapsulate.

- 2. The resin encapsulated semiconductor device according to claim 1, wherein the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets.
- 3. A lead frame comprising:

- a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other;
- each of the outer terminal portions of the leads
 being protruded in a direction orthogonal to a lead frame

surface via an associated one of the connecting lead portions;

the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively;

5

10

25

e de la companya de la comp

connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs; and

an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame.

15 4. A method for fabricating a semiconductor device including a semiconductor chip, a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive-interposed between the semiconductor chip and the leads, each of the 20 leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit,

and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate, comprising the steps of:

5

10

15

20

25

(A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other, each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions, - the inner . lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form

an integral structure together, thereby protecting the entire portion of the lead frame;

- (B) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor whip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween;
- (C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions;
- (D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface of the lead frame toward the outer terminal portions to be externally exposed; and
- (E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

5

10

15

[DETAILED DESCRIPTION OF THE INVENTION]
[FIELD OF THE INVENTION]

The present invention relates to a resin encapsulated semiconductor device (plastic package) in which a semiconductor chip is packaged, and more particularly to a semiconductor device configured to achieve an improvement in mounting density or to have a multi-pinned structure and a method for manufacturing such a semiconductor device.

10 [DESCRIPTION OF THE PRICE ART]

5

15

20

25

Recently, semiconductor devices have been developed to have a higher integration degree and a higher performance by virtue of developments of techniques associated with an increase in integration degree and miniaturization and in pace with the tendency of electronic appliances to have a high performance and a light, thin, simple, and miniature structure. A representative example of such semiconductor devices is an ASIC of LSI. For instance, developments of resin encapsulated semiconductor device plastic packages have been advanced from surface-mounting packages such as SOJs (Small Outlined-Leaded Packages) or QFPs (Quad Flat Packages) to packages having a miniature structure mainly achieved in accordance with a thinness obtained by virtue of developments of TSOPs (Tin Small Outline Packages) or to LOC (Lead On Chip) structures

adapted to achieve an improvement in the chip packaging efficiency by virtue of developments of an internal threedimensional package structure. In addition to an increase in integration degree and improvement in performance, there has also been growing demand for an increase in the number pins, thickness, and miniaturization of resin encapsulated semiconductor packages. In the above mentioned conventional packages, however, there is a limitation in miniaturization because those packages have a structure in which leads are arranged around a chip. Similarly, leads are arranged around a chip in the case of miniature packages such as TSOPs. In such packages, there is also a limitation in increasing the number of pins due to the pin pitch used.

15

20

25

• • • • • •

10

[SUBJECT MATTERS TO BE SOLVED BY THE INVENTION]

As mentioned above, there has been demand for an increase in integration degree and improvement in performance of resin encapsulated semiconductor devices. Also, there has also been growing demand for an increase in the number of pins, thickness, and miniaturization of resin encapsulated semiconductor packages. In such situations, the present invention makes it possible to increase the occupancy degree of a chip in a semiconductor package with a limited size while reducing the mounting area of the

semiconductor package on a circuit board to achieve a miniaturization of the resulting semiconductor device. That is, the present invention is adapted to provide a resin encapsulated semiconductor device capable of achieving an improvement in the mounting density thereof on a circuit board. Also, the present invention is adapted to achieve an increase in the number of pins which is difficult in miniature packages such as conventional TSOPs.

10 [MEANS FOR SOLVING THE SUBJECT DATTERS]

5

15

20

25

The resin encapsulated semiconductor device of the present invention is characterized in that it comprises: a semiconductor chip; a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the

leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of th outer leads being externally exposed from a resin encapsulate. The above semiconductor device can embodied into a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a twodimensional fashion on the terminal-end surface of the semiconductor chip and forming the outer electrodes in the form of solder balls.

5

10

20

The above semiconductor device is also characterized in that the terminals of the semiconductor chip are arranged along a substantially center line between a pair 15 of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets. The lead frame of the present invention is characterized in that it comprises: a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be

connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions; the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively; connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs; and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame. The above lead frame can be embodied into a lead frame for a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a two-dimensional fashion on the terminal-end surface of the semiconductor chip and forming the outer electrodes in the form of solder balls.

5

10

15

20

25

The present invention is also characterized by a method for fabricating a semiconductor device including a semiconductor chip, a plurality of leads fixedly attached

5

10

15

20

25

to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the leads being externally exposed from a resin outer encapsulate, comprising the steps of: (A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other, each of the outer terminal portions of the leads being protruded in a direction orthogonal to a

lead frame surface via an associated one of the connecting lead portions, the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame; (B) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween; (C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions; (D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and

5

10

15

20

25

The section of

encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface of the lead frame toward the outer terminal portions to be externally exposed; and (E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

[FUNCTIONS]

5

10

15

20

25

With the above mentioned configuration, the resin encapsulated semiconductor device of the present invention can increase the occupancy degree of the chip while achieving a miniaturization thereof. That is, the resin encapsulated semiconductor device is capable of reducing the mounting area thereof on a circuit board and achieving an improvement in the mounting density thereof on the circuit board. In particular, the present invention achieves a miniaturization of the semiconductor device by fixedly attaching a plurality of leads each including an inner terminal portion and an outer terminal portion integral with each other to a surface of a semiconductor chip by an insulating adhesive layer interposed between the semiconductor chip and the leads, and connecting outer electrodes made of solder to the outer terminal portions, respectively. Also, the present invention achieves an increase in the number of pins in the semiconductor device by arranging the outer electrodes made of solder in a two-

dimensional fashion on a plane parallel to the surface of the semiconductor chip. Where the outer electrodes made of solder are formed in the form of solder balls and arranged in a two-dimensional fashion, a BGA type semiconductor device capable of achieving an increase in the number of pins can be obtained. In the above semiconductor device, the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets. Thus, the semiconductor device has a simple structure suitable in regard to productivity. frame of the present invention makes it possible to fabricate the mentioned resin above encapsulated semiconductor device by virtue of there above mentioned configuration thereof. However, this lead frame can be fabricated using a half etching method during an etching process as used for conventional lead frames. The method for fabricating a resin encapsulated semiconductor device in accordance with the present invention involves the steps of applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out

5

. 20

15

20

the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead. frame on the semiconductor chip by the adhesive interposed therebetween, and cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the Thus, a plurality of leads each cut-off portions. including an inner terminal portion and an outer terminal portion integral with each other are mounted on a semiconductor chip. Accordingly, the present invention makes it possible to achieve a miniaturization of In accordance with the present semiconductor devices. invention, it is also possible to fabricate a resin encapsulated semiconductor device having an -increased number of pins.

20

25

15

5

10

[EMBODIMENTS]

Hereinafter, embodiments of the present invention associated with resin encapsulated semiconductor devices will be described in conjunction with the annexed drawings. Fig. 1A is a cross-sectional view schematically

illustrating a resin encapsulated semiconductor device according to an embodiment of the present invention. Fig. 1B is a perspective view illustrating an essential part of the resin encapsulated semiconductor device. Figs. 1A and reference numeral 100 denotes the resin encapsulated semiconductor device, 101 a semiconductor chip, 102 leads, 102A inner terminal portions, 102B outer terminal portions, 102C connecting lead portions, 101A contacts (pads), 103 wires, 104 an insulating adhesive, 105 a resin emcapsulate, 106 outer electrodes made of solder (paste), respectively. The resin encapsulated semiconductor device according to this embodiment is fabricated using a lead frame which will be described hereinafter. In this resin encapsulated semiconductor device, a plurality of L-shaped leads 102, each of which has an inner terminal portion 102A and an outer terminal portion 102 integral with each other, are mounted on a semiconductor chip 101 by means of an insulating adhesive 104. An outer electrode 106, which is made of solder, is attached to each outer terminal portion 102B. The outer electrode 106 is outwardly protruded from encapsulate 105. The resin encapsulated semiconductor. device configured as mentioned above has a package area substantially equal to the entire area thereof. When this semiconductor device is mounted on a circuit board, the

5

10

15

20

solder is melted and then solidified to allow the outer terminal portions 102B to be electrically connected to an external circuit. In the resin encapsulated semiconductor device according to the illustrated embodiment, contacts (pads) 101A provided at the semiconductor chip 101 are arranged in pairs along a center line L of semiconductor chip 101 at opposite sides of the center line L in such a fashion that contacts included in each contact pair face each other. The outer terminal portion 102B of each lead is spaced apart from the inner terminal portion 102A of the lead. Between the inner and outer terminal portions 102A and 102B; a connecting lead portion 102C is interposed. The connecting lead portion 102C of each lead is bent in a direction orthogonal to the major surface of the semiconductor chip at a position near an associated one of the side surfaces of the semiconductor chip 101, so that it has an L shape. In each lead, the outer terminal portion 102B is arranged at an end of the connecting lead The outer terminal portions 102B of the portion 102C. leads are arranged in a one-dimensional fashion on a plane parallel to the major surface of the semiconductor chip That is, the outer terminal portions 102B are arranged in two lines at opposite sides of the center line As mentioned above, one outer electrode 106 made of solder is connected to the outer terminal portion 102B of

5

10

15

20

each lead and outwardly exposed from the resin encapsulate 105.

For the insulating adhesive 104, a polyimide-based thermoplastic adhesive having a thickness of 100 µm (HM122C manufactured by Hitachi Chemical Co., Ltd.) is preferably used. Alternatively, a silicon denaturalized polyimide adhesive (ITA1715 manufactured by Sumitomo Bakelite Co., Ltd.) or a thermosetting adhesive (HG5200 manufactured by Tomoekawa Papermaking Co., Ltd.) may be used. Although ou er electrodes made of solder paste are used in the illustrated embodiment, solder balls may be used.

5

10

15

20

25

As mentioned above, the resin encapsulated semiconductor device according to the illustrated embodiment has a package area substantially equal to the entire area thereof. That is, the illustrated embodiment of the present invention provides a package having a compact structure in regard to area. In accordance with the present invention, a thinned package structure can also be provided in that it is also possible to reduce the package thickness to about 1.0 mm or less. Although the outer electrodes have been described as being arranged in two lines along the contacts (pads) of the semiconductor chip, they may be arranged in a two-dimensional fashion. This is achieved by arranging contacts of the semiconductor chip in a two-dimensional fashion. On the surface of the

semiconductor chip arranged with those contacts, a plurality of terminal sets each having an inner terminal and outer terminal integral with each other are arranged in a two-dimensional fashion. In this case, it is possible to fabricate a semiconductor device using a semiconductor chip with an increased number of pins.

5

10

15

20

25

An embodiment of the present invention associated with a lead frame will now be described. The lead frame according to this embodiment is adapted to be used in the above mentioned semiconductor device. Fig. 2 is a plan view of the lead frame according to this embodiment. Fig. 2, the reference numeral 200 denotes a lead frame, 201 inner terminal portions, 202 outer terminal portions, 203 connecting lead portions, 204 a connecting portion, and 205 an outer frame portion, respectively. The lead frame is made of 42 ALLOY (namely, an Fe alloy containing 42% Ni). The lead frame has a thickness of 0.05 mm at its thinner portion, that is, the inner terminal portions, and a thickness of 0.2 mm at its thicker portion, that is, the outer terminal portions. The connecting portion, which connects facing tips of the inner terminal portions to each other, has a thickness of 0.05 mm corresponding to that of the thinner portion. This connecting portion has a structure capable of allowing an easy punching thereof in the fabrication of the semiconductor device, as described

hereinafter. Although the outer terminal portions 202 have a ball shape in the illustrated embodiment, they are not limited to this shape. Also, although the lead frame has been described as being made of the 42 ALLOY, it is not limited to this material. For the lead frame, a copperbased alloy may be used.

5

10

15

20

Now, fabrication of the lead frame according to the illustrated embodiment will be described in brief. Fig. 4 illustrates a process for fabricating the lead frame according to the illustrated embodiment. First, a lead frame blank 300 having a thickness of 0.2 mm was prepared which is made of a 42 ALLOY (an Fe alloy containing 42% Ni). The prepared lead frame blank 300 was then subjected to a cleaning process, thereby removing grease from the surfaces thereof (Fig. 3a). Subsequently, photoresist films 301 were coated over both surfaces of the lead frame blank 300, respectively. The coated photoresist films 301 were then dried (Fig. 3b).

Using desired pattern plates, the photoresist films 301 on both surfaces of the lead frame blank 300 were exposed to light at their desired portions. A developing process was then conducted to the light-exposed photoresist films 301, thereby forming photoresist patterns 301A.

For the photoreist films, a negative liquid-phase resist (PMER resist) manufactured by Tokyo Ohka Co., Ltd.

was used. Using the resist patterns 301A as anti-etch films, the lead frame blank 300 was subjected to a spray etching process at both surfaces thereof. The spray etching process was conducted using a ferric chloride solution of 48 BAUME at 57 °C. Thus, a lead frame having a structure of Fig. 2a was obtained (Fig. 3d). Fig. 2a is a plan view of the lead frame. Fig. 2b is a cross-sectional view taken along the line A1 - A2 of Fig. 2a. Thereafter, the remaining photoresist thin films were peeled off. The resulting structure was then subjected to a cleaning process. A gold plating process was subsequently conducted for desired portions of the lead frame, that is, regions including inner terminal portions (Fig. 3e).

5

10

15

20

25

a distributed with the latest the second of

In the fabrication process of the lead frame, the etching process was conducted with a large etch depth at one major surface of the lead frame blank where outer terminal portions are to be formed, and with a small etch depth at the other major surface of the lead frame. place of the gold plating, silver or palladium plating may be utilized. The above mentioned lead frame fabrication process is adapted to manufacture a single lead frame required for the manufacture of a single semiconductor device. In terms of productivity, however, the etching process is conducted for lead frame units each corresponding to the single lead frame shown in Fig. 2. To

this end, a frame member (not shown) is provided at a desired portion of the peripheral edge of the lead frame so as to conn ct a desired part of the outer frame portion 205 shown in Fig. 2 to a corresponding one of an adjacent lead frame.

5

10

15

20

Using the lead frame fabricated as mentioned above, the resin encapsulated semiconductor device according to the present invention was fabricated. Now, a method for fabricating the resin encapsulated semiconductor device in accordance with an embodiment of the present invention will described. Fig. 4 illustrates the method for fabricating the resin encapsulated semiconductor device in accordance with the embodiment of the present invention. A polyimide-based thermosetting insulating adhesive (tape) 401 (HM122C manufactured by Hitachi Chemical Co., Ltd.) was applied to one surface, formed with the outer terminal portions 402, of the lead frame 400 fabricated as in Fig. 3 and the outer surface of the lead frame 400 using a hot pressing process conducted at 400 °C and 6 Kg/m² for 1.0 second Fig. 4a). The resulting structure is shown in Fig. 5 which is a plan view. Thereafter, the connecting portions 403 connecting facing tips of the inner terminal portions were punched using punching dies 405A and 405B (Fig. 4b). Also, portions of the insulating adhesive

(tape) corresponding to those connecting portions 403 were punched (Fig. 4c)

Subsequently, unnecessary portions of the lead frame including the outer frame 404 were cut off using outer frame punching and pressing dies 406A and 406B (Fig. 4d). The lead frame was then bonded to a semiconductor chip 407 at its leads 410 under pressure while applying heat (Fig. 4e).

5

10

15

20

The process for cutting off the unnecessary portion of the lead frame including the outer frame 404 supporting the entire portion of the lead frame along with the connecting lead portion, as shown in Fig. 4d, may be carried out after an resin encapsulating process. In this case, dam bars (not shown) are preferably provided, as in QFP packages typically using a lead frame having a single layer structure. After the mounting of the leads 410 on the semiconductor chip 411, the inner terminal portion 410 of each lead 410 was electrically connected to an associated one of terminals (pads) 411A of the semiconductor chip 411 (Fig. 4f).

Subsequently, an epoxy-based resin 415 was molded to encapsulate the resulting structure while exposing the outer terminal portions 410B of the leads 410 using a desired mold (Fig. 4g).

Although a specific mold (not shown) was used for the above process in the illustrated case, use of such a die may be unnecessary in so far as the resin encapsulating process can be conducted under the condition in which desired portions (outer terminal portions) of the lead frame are left. Thereafter, a solder paste was coated on the exposed outer terminal portions 410B in accordance with a screen printing process, thereby forming outer electrodes 416 made of solder (paste). Thus, the fabrication of the resin encapsulated semiconductor device according to the present invention was achieved (Fig. 4h).

Although the formation of the outer electrodes 416 made of solder has been described as being achieved using a screen printing process, it may be achieved using a reflow or bonding process in so far as an amount of solder required for a connection of the semiconductor device to a circuit board is obtained.

(EFFECTS OF THE INVENTION)

5

10

15

....

As apparent from the above description, the present invention makes it possible to increase the occupancy degree of a semiconductor chip in a semiconductor package in situations requiring new resin encapsulated semiconductor devices having a highly integrated structure while exhibiting a high performance. The present invention

also makes it possible to reduce the area of the semiconductor device on a circuit board in order to cope with a compactn ss of the semiconductor device. That is, the present invention can provide a semiconductor device capable of achieving an improvement in the mounting density on a circuit board. At the same time, the present invention can provide a resin encapsulated semiconductor device having a new multipinned structure which could not be realized in compact packages such as conventional TSOPs.

5

The State of the S